SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:

## Important Instructions to examiners:

1) The answers should be examined by key words and not as word-to-word as given in themodel answer scheme.
2) The model answer and the answer written by candidate may vary but the examiner may tryto assess the understanding level of the candidate.
3) The language errors such as grammatical, spelling errors should not be given morelmportance (Not applicable for subject English and Communication Skills.
4) While assessing figures, examiner may give credit for principal components indicated in thefigure. The figures drawn by candidate and model answer may vary. The examiner may give credit for anyequivalent figure drawn.
5) Credits may be given step wise for numerical problems. In some cases, the assumed constantvalues may vary and there may be some difference in the candidate's answers and model answer.
6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
7) For programming language papers, credit may be given to any other program based on equivalent concept.

| $\begin{aligned} & \text { Q. } \\ & \text { No. } \end{aligned}$ | $\begin{aligned} & \text { Sub Q. } \\ & \mathrm{N} . \end{aligned}$ | Answers | Markin <br> g <br> Schem <br> e |
| :---: | :---: | :---: | :---: |
| 1 | (A) | Attempt any FIVE of the following: | 10- <br> Total <br> Marks |
|  | (a) | State any two advantages and disadvantages of digital communication system. | 2M |
|  | Ans: | Advantages of digital communication <br> - Digital signals are better suited than analog signals for procession and combining using technique called multiplexing. <br> - Digital transmission systems are more resistant to analog systems to additive noise because they use signal regeneration rather than signal amplification. <br> - Digital signals are simpler to measure and evaluate than analog signals. <br> - In digital systems transmission errors can be corrected and detected more accurately. <br> - Using data encryption only permuted receivers can be allowed to detect the | Any 2 <br> advant <br> ages - <br> 1mark <br> Any 2 <br> disadv <br> antage <br> s- <br> 1mark |

SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:


## SUMMER-19 EXAMINATION

Subject Name: Digital Communication System Model Answer Subject Code:

| (d) | List different digital modulation techniques. | 2M |
| :---: | :---: | :---: |
| Ans: | List of Different Digital Modulation technique:- <br> (i) Amplitude shift keying -ASK <br> (ii) Phase shift keying - PSK <br> (iii) Frequency shift keying - FSK <br> (iv) Quadrature Phase shift keying - QPSK <br> (v) Differential Phase shift keying -DPSK <br> (vi) Quadrature amplitude modulation- QAM | $\begin{aligned} & \text { ANY } 4 \\ & 2 \mathrm{M} \end{aligned}$ |
| e) | State advantages of TDMA over FDMA | 2M |
| Ans: | 1. In TDMA since only one station is present at any given time so the crosstalk will avoided this is present in FDMA. <br> 2. The entire channel band which can be allocated to signal channel at given instant of time so the data transmission speed is high. <br> 3. TDMA by default can work well with digital; therefore it can be easily used for digital data transmission. <br> 4. In the TDMA since only one station present at any given time, the generation of inter symbol interference will not take place. <br> 5. Due to the absence of intermodulation products, TWT can be operated with maximum power output or saturation level. <br> 6. It is easier to change the capacity between nodes by simply changing the duration and position of each burst in the TDMA frame. It is very flexible. <br> 7. As the transmission is taking place in bursts, its interception by unauthorized elements is difficult. Hence it is more secure than FDMA. <br> 8. Intermodulation products are absent as there is one carrier only in all time slots. | Any 2 advanta ges 2M |
| f) | State the need of multiplexing. | 2M |
| Ans: | Need of multiplexing <br> - In the application like telephony there are large numbers of users involved. It is not possible to lay a separate pair of wires from each subscriber to the other entire subscriber; this is very expensive and practically impossible. <br> - In the Process of multiplexing two or more individual signals are transmitted over a single communication channel. Here we used medium as a coaxial cable or an optical fiber cable because of multiplexing bandwidth utilization is possible. | 2M |

SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:


ENGINEERING
SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:


SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:


SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:


OURPeqe7ters:
KALYAN | DOMBIVLI | THANE | NERUL | DADAR
Contact - 9136008228

SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:


SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:

| Q. <br> No. | Sub Q. <br> N. | Answers | Markin g Schem e |
| :---: | :---: | :---: | :---: |
| 3 |  | Attempt any THREE of the following : | 12- <br> Total <br> Marks |
|  | a) | Explain any one method of error detection with example. | 4M |
|  | Ans: | Duplicating each data unit for the purpose of detecting errors is a form of error detection called redundancy. Adding bits for the purpose of detecting errors is called redundancy checking. There are four basic types of redundancy checks; <br> 1. Vertical Redundancy Checking (VRC) <br> 2. Checksum <br> 3. Longitudinal Redundancy Checking (LRC) <br> 4. Cyclic Redundancy Checking (CRC) <br> METHOD 1: <br> VERTICAL REDUNDANCY CHECKING (VRC): <br> - Vertical Redundancy Checking (VRC) is the simplest error detection scheme and is generally referred to as Character parity or simply Parity. With character parity, each character has its own error detection bit called the parity bit. Since the parity bit is not actually a part of the character, t is considered as a redundant bit. <br> - An " n " character message would have n redundant parity bits. Therefore, the number of Error detection bits are directly proportional to the length of the message. <br> - Parity can be of two types: <br> 1. Odd parity <br> 2. Even parity <br> In odd parity, the total number of 1's in the entire message should be odd whereas in even parity, the total number of 1's in the message should be even. <br> - With character parity (VRC), a single parity bit is added to each character to force the total <br> Number of logic 1's in the character, including the parity bit, to be either an odd number (odd parity) or an even number (even parity). <br> - For example, the ASCII code for the letter C is 43 H or P 1000011 , where the $P$ bit is the parity bit. There are three logic 1 's in this code, not counting the parity bit. <br> - If odd parity is used, the P bit is made logic 0 , keeping the total number of logic 1 's at three, which is an odd number. <br> - If even parity is used, the $P$ bit is made logic 1 , making the total number of logic 1's four, which is an even number. <br> - The main advantage of parity is its simplicity. | Any one metho dExpla nation $=2 \mathrm{M}$, Examp $l e=2 M$ |

SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:

## OR

## METHOD 2:

LONGITUDINAL REDUNDANCY CHECKING (LRC):

- Longitudinal Redundancy Checking (LRC) is a redundancy error detection scheme that uses
parity to determine if a transmission error has occurred within a message and is therefore Sometimes called message parity.
- With LRC, each bit position has a parity bit. In other words, $b_{0}$ from each character in the Message is XOR'ed with $b_{0}$ of all the other characters in the message. Similarly, $b_{1}, b_{2}$ and so on are XOR'ed with their respective bits from all the characters in the message. Essentially, LRC is the result of XORing the "character codes" that make up the message, whereas VRC is the XORing of the bits within a single character.
- With LRC, even parity is generally used, whereas with VRC, odd parity is generally used. The LRC bits are computed in the transmitter while the data are being sent and then appended to the end of the message as a redundant character.
- In the receiver, the LRC is recomputed from the data and the recomputed LRC is compared to the LRC appended to the message. If the two LRC characters are the same, most likely no
Transmission errors have occurred. If they are different, one or more transmission errors have occurred.
- Let us take an example to show how VRC and LRC ( two dimensional parity checking) are calculated and how they can be used together
Example: Determine the VRC and LRC for the following ASCII encoded message: THE CAT. Use odd parity for the VRC and even parity for the LRC.

Solution:

| Character | Bit <br> positio <br> n | T |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | H

## SUMMER-19 EXAMINATION

Subject Name: Digital Communication System Model Answer Subject Code:


SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:

- pattern sent is $\leftarrow 101010010011100100011101$
- Suppose receiver receives the pattern without any error
- 101010010011100100011101
- the receiver adds the three sections it will get sum as all one's which after complimenting is all zero's and shows that there is no error

| Data unit 1 | 10101001 |
| :--- | :--- |
| Data unit 2 | 00111001 |
| one's complement (checksum) | 00011101 |
| sum | 1111111 |
| complement of sum | 00000000 |

- If the complement of the sum is zeromeans the pattern is received without error.


## OR

## METHOD 4:-

## Cyclic redundancy check:

CRC is very effective error detection method. It can detect burst errors that affect odd number of bits. Burst error of length less than or equal to the degree of polynomial. CRC is based on binary division. In CRC a sequence of redundant bits called as CRC remainder is appended to the end of the data unit so that the resulting data unit becomes exactly divisible by a second predetermined binary number. At the destination the incoming data unit is divided by the same number (divisor) if at this step there is no remainder the data unit is assumed to be intact and therefore accepted. If the remainder is non zero then the data unit is discarded.
For example data is 100100 and divisor is 1101:
At the transmitter ends.

- String of n zero's is appended to the data unit. The number " n " is 1 less than the number of bits in the predetermined divisor, which is $n+1$ bit.
- The newly elongated data unit is divided by the divisor using binary division. The remainder resulting from this division is the CRC.

SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:


SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:


SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:

|  |  | - The pulse generator has to operate in synchronization with that at transmitter. <br> - Cleaned PCM is fed to a serial to parallel converter. <br> - Then applied to a decoder which converts each code word into corresponding quantized sample value. This quantized PAM signal is passed through a low pass filter recovers the analog signal $\mathrm{x}(\mathrm{t})$. |  |
| :---: | :---: | :---: | :---: |
|  | c) | Draw the block diagram of TDMA system and explain its working. | 4M |
|  | Ans: | Block diagram of TDMA system:- <br> Explanation:- <br> - In TDMA, each user has all the bandwidth, all the power and part of the time. It is frequently used with data and digital voice transmission. TDMA sends data in buffer and | Block <br> diagra <br> m <br> =2M, <br> Explan <br> ation $=$ <br> 2M |

SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:

|  | hence it is bursty communication. It is non-continuous. TDMA cannot send an analog signal directly due to buffering required. It is used for digital data. <br> - In this method, all the earth stations share transponder time. Each earth station in the network is allocated a time slot in a periodic sequence. <br> - It is a method of time division multiplexing, digitally modulated carrier between participating earth stations within the satellite network through a common satellite transponder. With TDMA, each earth station transmits a short burst of digitally modulated carrier during a precise time slot (called epoch) within a TDMA frame. <br> - Each earth station's burst is synchronized so that it arrives at the satellite transponder at a different time. Consequently, only one earth station's carrier is present in the transponder at any given time thus avoiding collision with another station's carrier. <br> - The transponder is an RF to RF repeater that simply receives the earth stations transmissions, amplifies them and retransmits them in a downlink beam that is received by all participating earth stations. Each earth/station receives the bursts from all other earth stations and must select from them the traffic destined only for itself. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| d) | Compare TDMA and CDMA on the basis of sharing of time and B.W. Synchronization, code word , guard band and guard time. |  |  |  | 4M |
| Ans: |  |  |  |  | 1M <br> each <br> Point |
|  | Sr. <br> No | Parameters | TDMA | CDMA |  |
|  | 1 | Sharing of time \& B.W | Sharing of time of satellite Transponder using entire BW | Sharing of time and bandwidth both. |  |
|  | 2 | Synchronization | Time synchronization is essential. | Code Synchronization is required. |  |
|  | 3 | Code Word | No code word is required | Code words are required by ground stations. |  |
|  | 4 | Guard band and guard time | Guard times are required | Both guard times and guard bands are required if it uses along with TDMA \& FDMA. Otherwise not required. |  |

SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:

| $\begin{aligned} & \text { Q. } \\ & \text { No. } \end{aligned}$ | $\begin{aligned} & \text { Sub Q. } \\ & \mathrm{N} . \end{aligned}$ | Answers | Markin <br> g <br> Schem <br> e |
| :---: | :---: | :---: | :---: |
| 4 |  | Attempt any THREE of the following : | 12- <br> Total <br> Marks |
|  | (a) | Explain digital communication system with the help of block diagram. | 4M |
|  | Ans: | Block diagram of digital communication system:- | Block <br> diagra <br> m= <br> 2M, <br> Explan <br> ation = <br> 2M |

OURP29anters:
KALYAN | DOMBIVLI | THANE | NERUL | DADAR

## SUMMER-19 EXAMINATION

Subject Name: Digital Communication System Model Answer Subject Code:

## Explanation:- <br> DISCRETE INFORMATION SOURCE:

- The information to be transmitted originates here. These information/messages may be available in digital form or it may be available in an analog form.
- If it is analog it is sampled and digitized using an $A / D$ converter to make the final source output to be digital in form.


## SOURCE ENCODER :

- The source encoder therefore reduces the redundancy by performing a one to one mapping of its input bit stream in to another bit stream at its output, but with fewer digits.
- Thus in a way it performs data compression.


## CHANNEL ENCODER:

- The channel encoder is intended to introduce controlled redundancy into the bit stream at its input in order to provide some amount of error- correction capability to the data being transmitted.


## DIGITAL MODULATOR:

- The physical channels are basically analog in nature; the digital modulator takes each digital binary digit at its input and maps it, in a one -to - one fashion, into a continuous waveform.
- Binary 'zero' at its input/is mapped into a continuous signal $\mathrm{s}_{\mathrm{o}}(\mathrm{t})$ and binary 'one' is mapped into another continuous signal $s_{1}(t)$.
- This is called binary modulation.


## PHYSICAL CHANNEL:

- The digitally modulated signal is passed on to the physical channel, which is nothing but the physical medium through which the signals are transmitted.
- It may take a variety of forms- a pair of twisted wires, coaxial cable, a wave guide, a microwave radio, or an optical fiber.


## THE DIGITAL DEMODULATOR:

- The digital demodulator of the receiver receives the noise corrupted sequence of waveforms from the channel and by inverse mapping tries to give at its output, an estimate of the sequence of the binary digits that were available at the input of the digital modulator at the transmitting end.


## THE CHANNEL DECODER:

- The output sequences of digits from the digital demodulator are fed to the channel decoder. Using its knowledge of the type of coding performed by the channel encoder at the transmitting end and using the redundancy introduced by the

SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:


## SUMMER-19 EXAMINATION

Subject Name: Digital Communication System Model Answer Subject Code:

(Waveform is optional)

## Working:-

- A DM system that adjusts its step size according to the information signal characteristics is called as Adaptive Delta Modulation (ADM). Here the step size is not constant. The block diagram for generation of ADM signal/is shown in above Figure
- The step size $\delta$ is varied by controlling the variable-gain amplifier which is assumed to have a low gain when the control voltage is zero and a large gain when the control voltage increases. The gain-control circuit consists of an $R C$ integrator and a square-law device.
- Pulse generator produces narrow pulses of fixed amplitude at a rate equal to the desired sampling rate. The modulator consists of hard limiter and a product device/multiplier.
- Whatever be the actual value of $e(t)$ the hard limiter output will be +1 if $e(t)$ is positive and -1 if $e(t)$ is negative. So the polarity of $p_{o}(t)$ depends on the sign of $e(t)$.
- The subsystem within a dotted line box is for adaptation.
- When the input signal is constant or slowly varying, DM signal will be hunting and the modulator output will be a sequence of alternate polarity pulses, there will not be any charge on the capacitor and the voltage across it will be zero.
- So the gain control is voltage is almost zero and there will not be any change in the amplitude of the pulses at the output of the variable gain amplifier. As the gain of this amplifier is adjusted initially to be low when the gain control voltage level is zero we have thus ensured that the step size is small when $x(t)$ is almost constant or changing very slowly and thus, granular noise is reduced as shown in above Figure
- Now if $x(t)$ is steeply rising or falling for some time the consecutive pulses in the pulse train will either be all positive or all negative. So the capacitor will be charged


## SUMMER-19 EXAMINATION

Subject Name: Digital Communication System Model Answer Subject Code:


SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:
by subdividing them and interleaving the portions. Figure 5.7 shows the block diagram of TDM system consisting of four channels.


## Block Diagram of a four channel TDM System

TDM TRANSMITTER:

- Four input signals, all band-limited to $f_{x}$ by the input filters (LPF) are sequentially sampled at the transmitter by the rotary switch or commutator. The switch makes $f_{s}$ revolutions per second and extracts one sample from each input during each revolution.
- The output of the switch is a PAM waveform containing samples of the input signals periodically interlaced in time. The samples from adjacent input message channels are separated by $T_{s} / M$ where $M$ is the number of input channels.
- A set of $M$ pulses containing one sample from each of the $M$ input channels is called a frame.


## TDM Receiver:

- At the receiver, the samples from the channel are separated and distributed by another rotary switch called as a distributor or de-commutator.
- The samples from each channel are filtered to produce the original message signal. The rotary switches at the transmitter and receiver are usually electronic circuits that are carefully synchronized. There are two levels of synchronization in TDM:

1. Frame Synchronization
2. Sample (or word) synchronization

- Frame synchronization is necessary to establish the beginning of each frame and sample (or word) synchronization is necessary to properly separate the samples within each frame.
(d) Explain with the help of block diagram, spread spectrum modulation system.


## SUMMER-19 EXAMINATION

Subject Name: Digital Communication System Model Answer Subject Code:


Block
diagra
$\mathrm{m}=$
2M,
Explan ation $=2 \mathrm{M}$ )

## Explanation:-

- In actual DSSS system, the binary data to be transmitted is first carrier modulated using PSK and then this modulated signal is subjected to spreading by multiplying it by the PN sequence. However, in order to discuss the effect of multiplying the data sequence by the PN sequence, for the present we shall consider only a base band signal.
- Let the data sequence be denoted by $\mathrm{d}(\mathrm{t})$ and the PN sequence be denoted by $\mathrm{c}(\mathrm{t})$. Let the data duration be $T_{b}$ sec and PN sequence duration be $T_{c}$ sec. In DSSS it is always so arranged that $T_{c} \ll T_{b}$
- The wave form $\mathrm{d}(\mathrm{t})$ is a narrow band signal, while the $\mathrm{c}(\mathrm{t})$ wave form is a wide band signal. The product wave form $\mathrm{s}(\mathrm{t})$ will have spectrum which is almost like spectrum of $\mathrm{c}(\mathrm{t})$, the PN sequence.
- In order to illustrate how the spread - spectrum modulation enables us to reject the deterministic interfering signals added to the transmitted signal $s(t)$ during the course of its passage through the channel, we are adding the interfering signal $i(t)$ to the DSSS signal $s(t)$.
Since the interference is additive

$$
\begin{gathered}
r(t)=s(t)+i(t) \\
r(t)=d(t) \cdot c(t)+i(t)
\end{gathered}
$$

- The first operation to be performed at the receiver is to de-spread the received signal. For this purpose, it is multiplied by the PN sequence waveform $\mathrm{c}(\mathrm{t})$, which is assumed to

| Ans: | SPREAD-SPECTRUM COMUNICATION SYSTEM <br> (a) <br> (b) <br> Baseband DS spread spectrum communication system model (a)transmitter (b) channel (c)receiver <br> Explanation:- <br> - In actual DSSS system, the binary data to be transmitted is first carrier modulated using PSK and then this modulated signal is subjected to spreading by multiplying it by the PN sequence. However, in order to discuss the effect of multiplying the data sequence by the PN sequence, for the present we shall consider only a base band signal. <br> - Let the data sequence be denoted by $\mathrm{d}(\mathrm{t})$ and the PN sequence be denoted by $\mathrm{c}(\mathrm{t})$. Let the data duration be $T_{b}$ sec and PN sequence duration be $T_{c}$ sec. In DSSS it is always so arranged that $T_{c} \ll T_{b}$ <br> - The wave form $\mathrm{d}(\mathrm{t})$ is a narrow band signal, while the $\mathrm{c}(\mathrm{t})$ wave form is a wide band signal. The product wave form $s(t)$ will have spectrum which is almost like spectrum of $\mathrm{c}(\mathrm{t})$, the PN sequence. <br> - In order to illustrate how the spread - spectrum modulation enables us to reject the deterministic interfering signals added to the transmitted signal $s(t)$ during the course of its passage through the channel, we are adding the interfering signal $\mathrm{i}(\mathrm{t})$ to the DSSS signal $s(t)$. <br> Since the interference is additive $\begin{gathered} r(t)=s(t)+i(t) \\ r(t)=d(t) \cdot c(t)+i(t) \end{gathered}$ <br> - The first operation to be performed at the receiver is to de-spread the received signal. For this purpose, it is multiplied by the PN sequence waveform $\mathrm{c}(\mathrm{t})$, which is assumed to | Block <br> diagra <br> m = <br> 2M, <br> Explan <br> ation <br> =2M) |
| :---: | :---: | :---: |

## SUMMER-19 EXAMINATION

Subject Name: Digital Communication System Model Answer Subject Code:
be in perfect synchronism with the $c(t)$ used at the transmitter side.

$$
\begin{gathered}
z(t)=r(t) \cdot c(t) \\
z(t)=d(t) \cdot c_{2}(t)+i(t) \cdot c(t)
\end{gathered}
$$

$C(t)$ is either 1 or -1 at any time
Hence $c_{2}(t)=1$ always

$$
Z(t)=d(t)+i(t) \cdot c(t)
$$

- We find that when we de-spread the message or data waveform $\mathrm{d}(\mathrm{t})$, the interference signal is spread over a wide bandwidth by getting multiplied by the PN sequence waveform $\mathrm{c}(\mathrm{t})$.
- Thus we find that $\mathrm{z}(\mathrm{t})$ consists of a narrow band component $\mathrm{d}(\mathrm{t})$ and a wide band component $\mathrm{i}(\mathrm{t}) . \mathrm{c}(\mathrm{t})$.
- $Z(t)$ is integrated over a period of $T_{b}$, data bit duration. The integrator acts as a low pass filter and removes the wide band component thus achieving suppression of the interfering signal.
- The output of the integrator gives a voltage v , whose value depend on whether $\mathrm{the} \mathrm{d}(\mathrm{t})$ was +1 or -1 during interval $T_{b}$.
- This voltage is given to the comparator which acts as the decision device and says that $\mathrm{d}(\mathrm{t})$ was 1 during that Tb if $\mathrm{v}>0$ and that it was a -1 if $\mathrm{v}<0$.


General Model of a Spread Spectrum system

## Explanation Of Spread Spectrum Modulation System:-

1. Basic elements of a spread spectrum signal modulation system is shown below.
2. Channel encoder adds extra bits to the information binary sequence for error detection \& correction purpose.

## SUMMER-19 EXAMINATION

Subject Name: Digital Communication System Model Answer Subject Code:


SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:

|  |  |  | e |
| :---: | :---: | :---: | :---: |
| 5. |  | Attempt any TWO of the following: | 12- <br> Total <br> Marks |
|  | a) | Generate CRC code for data word 1101101001 by using divisor as 1101. State two advantages of CRC method. | 6M |
|  | Ans: | $\begin{aligned} & \text { Data word - } 1101101001 \\ & \text { Divisor - } 101 \end{aligned}$ <br> length of divisor $=n$ bits $=4$ bits <br> Dividend $=$ Dceta word appended b/ $(n-1) 2$ oros $\text { bere } \quad n-1=4-1=3$ <br> Dividend $=1101101001000$ <br> carry out division for 2 )RL creneration 1000110101 <br> $C R C$ Code word $=$ Dataword appended by CRC bits. $\text { So } C R C \text { code word }=1101101001001$ <br> Advantages of CRC Code: <br> 1. CRC codes are capable of detecting any kind of error brust. <br> 2. CRC can detect all brust errors of length less than or equal to degree of polynomial. <br> 3. implementation of encoding and error detection circuit is possible practically. | Correc t <br> divisio <br> n 3M <br>  <br> Correc <br> t CRC <br> Code <br> 1M <br> ANY 2 <br> ADVA <br> NTAGE <br> S 2M |
|  | b) | State BW required for BASK, BFSK and BPSK, Also draw waveforms for binary data 10110010 in ASK,FSK,PSK modulation. | 6M |

SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:


SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:
22428


SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:

| Ans: | Explanation: <br> - The bit stream $b(t)$ is applied to the serial to parallel converter, operating on a clock which has a period of $\mathrm{T}_{\mathrm{s}}$, which is the symbol duration. The bits $\mathrm{b}(\mathrm{t})$ are stored by the converter and then presented in the parallel form. The four bit symbols are $b_{k+3}$, $b_{k+2}, b_{k+1}, b_{k}$. <br> - Out of these four bits, the first two bits are applied to a D/A converter and the other two bits are applied to the second $\mathrm{D} / \mathrm{A}$ converter. <br> - The output of the first converter is $\mathrm{A}_{\mathrm{e}}(\mathrm{t})$, which is modulated by the carrier $\cos \omega_{\mathrm{c}} \mathrm{t}$ whereas the output of the second $\mathrm{D} / \mathrm{A}$ converter, $\mathrm{A}_{0}(\mathrm{t})$ is modulated by the carrier $\sin \omega_{\mathrm{c}}$ in the balanced modulators. <br> - $\mathrm{A}_{\mathrm{e}}(\mathrm{t}), \mathrm{A}_{0}(\mathrm{t})$ are voltage levels generated by the convertor $-3,-1,+1,+3$ volts. <br> - The balanced modulator outputs are added together to get the QAM output signal which is expressed as, $\mathbf{v}_{\mathrm{Q} \text { ASK }}(\mathbf{t})=\mathbf{A}_{\mathrm{e}}(\mathbf{t}) \cos \omega_{\mathrm{c}} \mathrm{t}+\mathbf{A}_{0}(\mathbf{t}) \sin \omega_{\mathrm{c}} \mathrm{t}$ <br> (any relevant diagram can consider) | $\begin{aligned} & \text { Expl } \\ & \text { anat } \\ & \text { ion: } \\ & \text { 3M, } \\ & \text { Bloc } \\ & \text { k } \\ & \text { diag } \\ & \text { ram } \\ & \text { :3 M, } \end{aligned}$ |
| :---: | :---: | :---: |
| b) | Describe the M-ary PSK encoding technique with neat block diagram and also draw constellation diagram of BPSK, QPSK. | 6M |
| Ans: | M-ary PSK encoder: | 2M |

SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:
22428


## Working:

1) The bit stream b(t) is applied to a serial to parallel converter. This block can store the N bits of a symbol
2) These $\mathbf{N}$ bits per symbol appear serially, in the form of a sequence one after the other
3) The $\mathbf{N}$ bits per symbol are first assembled by the serial to parallel converter block. Then all these bits are presented simultaneously (in the parallel form ) on the $\mathbf{N}$ output lines of the converter. Thus $\mathbf{N}$ bits message appears in the parallel form at the output of the serial to parallel converter.
4) The output of the serial to parallel converter remains unchanged for a duration of $\mathrm{NT}_{b}$ of a symbol. This time duration is used by the converter to assemble a new group of $\mathbf{N}$ bits.
5) After every $\mathrm{NT}_{\mathrm{b}}$ seconds, the converter output changes to a new $\mathbf{N}$ bit symbol.
6) The $\mathbf{N}$ bit output of the converter is then applied to a $\mathrm{D} / \mathrm{A}$ converter. The $\mathbf{N}$ bit digital input, is converted in to an analog output $\mathrm{V}_{\mathrm{A}}$
7) The $N$ bit digital input can have $\mathbf{2}^{N}=M$ number of possible combinations. Therefore the D/A converter output $\mathrm{V}_{\mathrm{A}}$ will have M number of distinct values, corresponding to the M symbols.
8) Finally this analog voltage is applied to a sinusoidal signal generator, which produces a constant amplitude sinusoidal output voltage, the phase $\phi_{\mathrm{m}}$ of which is proportional to

SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:
22428

\begin{tabular}{|c|c|c|c|}
\hline \& \& \begin{tabular}{l}
the \(\mathrm{D} / \mathrm{A}\) converter output \(\mathrm{V}_{\mathrm{A}}\) \\
9) Thus at the output of the transmitter, we get a fixed amplitude sinusoidal waveform, the phase of which has a one to one correspondence to the \(\mathbf{N}\) bit symbols. \\
10) The phase will change only once per symbol time \(T_{s}=N T_{b}\) Thus the M-ary PSK is generated. \\
CONSTELLATION DIAGRAM \\
CONSTELLATION DIAGRAM BPSK \\
CONSTELLATION DIAGRAM FOR QPSK (ANY ONE) \\
OR
\end{tabular} \& 1M

$1 M$ <br>
\hline
\end{tabular}

SUMMER-19 EXAMINATION
Subject Name: Digital Communication System Model Answer Subject Code:


## SUMMER-19 EXAMINATION

Subject Name: Digital Communication System Model Answer Subject Code:


